

APPLICATION
FOR
UNITED STATES LETTERS PATENT

TITLE: ACTIVE PIXEL SENSOR WITH REDUCED FIXED
PATTERN NOISE

APPLICANT: ANDERS ANDERSSON AND SANDOR L. BARNA

08305-072001-044800

CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail Label No. EE 647 192 579 US

I hereby certify under 37 CFR §1.10 that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee with sufficient postage on the date indicated below and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

April 18, 2000

Date of Deposit

Signature

Valentin Figueroa
VALENTIN FIGUEROA

Typed or Printed Name of Person Signing Certificate

ACTIVE PIXEL SENSOR WITH REDUCED FIXED PATTERN NOISE

CROSS-REFERENCE TO RELATED APPLICATIONS

INS
AI This application claims the benefit of U.S. Provisional
Application No. 60/130,745, filed April 23, 2000.

5

BACKGROUND

This invention relates to active pixel sensors with reduced fixed pattern noise.

Image sensors find applications in a wide variety of fields, including machine vision, robotics, guidance and navigation, automotive applications, and consumer products. Imaging circuits often include a two-dimensional array of photo-sensors each of which forms one picture element (pixel) of the image. Light energy emitted or reflected from an object impinges upon the array of photo-sensors and is converted by the photo-sensors to electrical signals. The individual photo-sensors can be scanned to read out and process the electrical signals.

One class of solid-state image sensors includes active pixel sensors (APS). An APS is a light-sensing device with sensing circuitry inside each pixel. Each active pixel includes a sensing element formed in a semiconductor substrate and capable of converting optical signals into electronic signals. As photons strike the surface of a

0550316-041300

photoactive region of the solid-state image sensors, free charge carriers are generated and collected. Once collected, the charge carriers, often referred to as a charge packet, are transferred to output circuitry for processing.

In an exemplary APS, charge carriers are collected in the photo-site via a photo-gate. The charge packet is stored in spatially defined depletion regions of the semiconductor, also known as potential wells, in the semiconductor substrate beneath the photo-site. The charge packet then is transferred to an isolated diffusion region via a transfer gate. The diffusion region receives the charge from the photo-gate well and sends a corresponding electrical signal to the pixel amplifier for further processing.

The near-surface potential within the semiconductor can be controlled, for example, by the potential of an electrode or gate near the semiconductor surface. If electrodes are at different voltages, they will form potential wells of different depths. Free positive charges (e.g., holes) move from a region of higher potential to a region of lower potential. Similarly, free negative charges (e.g., electrons) move from the region of lower potential to the region of higher potential.

An imager with a complementary metal-oxide-semiconductor (CMOS) active pixel array can be operated in a rolling shutter mode in which each row of the array is

exposed at different instants of time. However, for some applications, such as high-speed photography, it is desirable to operate the imager in a frame shutter mode in which all pixels have substantially identical integration stop and start times. Unfortunately, the use of multiple transfer gates in the latter type of imager can result in an undesirable fixed pattern noise (FPN). The FPN, which is a function of the threshold voltages of the transfer gates, generally differs from pixel to another. While errors resulting from the FPN can sometimes be ignored at low image gains, when the image gain is increased, such errors become significant.

SUMMARY

In general, a method of operating a pixel includes transferring charge, accumulated in a photoactive region of the pixel during a first period, through a second active region of the pixel to a power supply node, and transferring charge, accumulated in the photoactive region during a second period, through the second active region to a sense node in the pixel.

In various implementations, one or more of the following features may be present. For example, an amount of charge in the second active region can be set at substantially a predetermined level prior to transferring the charge accumulated during the first period. Similarly, the amount of charge in the second active region can be reset at substantially the predetermined level prior to

0950316-041300

transferring the charge accumulated during the second period. Setting and resetting the amount of charge in the second active region can include flooding the second active region with charge and subsequently transferring charge from
5 the second active region to the power supply node.

An image sensor is disclosed and includes multiple pixels formed in a semiconductor substrate. Each pixel includes a photoactive region in the substrate, a second active region in the substrate separate from the photoactive
10 region, a sense node and a power supply node. A controller is arranged to cause control signals to be provided to each pixel. As a result of the control signals, each pixel transfers charge, accumulated in the pixel's photoactive region during a first period, to the power supply node
15 through the pixel's second active region. Charge accumulated in the pixel's photoactive region during a second period is transferred to the pixel's sense node through the pixel's second active region.

In general, the image sensor can include a controller
20 arranged to cause control signals to be provided to each pixel so that the pixel can operate in any one of at least four modes. In a first mode, photocharge generated in the photoactive region is accumulated in the pixel's photoactive region. In a second mode, charge is transferred from the
25 pixel's photoactive region to the pixel's second active region. In a third mode, charge is transferred from the pixel's second active region to the pixel's power supply

0550315-041500

node. In a fourth mode, charge is transferred from the pixel's second active region to the pixel's sense node.

The integration period for all the pixels in the array can occur at substantially the same time to allow snap-shot
5 operation of the imager. The techniques disclosed below can be particularly advantageous for image sensors using active pixel sensors with photo-gates.

Various implementations can include one or more of the following advantages. For example, fixed pattern noise can
10 be reduced. In particular, passing charge from the photoactive region through the second active region before transferring the charge either to the power supply node or the sense node can help ensure that the amount of charge transferred from the photoactive region to the second active
15 region following pixel integration will be substantially equal to the signal charge. Therefore, enhanced and improved images can be obtained.

Other features and advantages will be apparent from the following detailed description, the accompanying drawings
20 and the claims.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of an exemplary CMOS active pixel sensor chip.

FIG. 2 illustrates an exemplary layout of an active
25 pixel sensor according to the invention.

FIGS. 3A and 3B illustrate schematic cross-sections and potential well diagrams of the active pixel sensor.

FIGS. 4A through 4F illustrate schematic cross-sections and potential well diagrams of the active pixel sensor
 5 during preparation for pixel integration according to an embodiment of the invention.

FIG. 5 is a timing diagram of various control signals associated with FIGS. 4A through 4F.

FIGS. 6A through 6F illustrate schematic cross-sections
 10 and potential well diagrams of the active pixel sensor following pixel integration according to an embodiment of the invention.

FIG. 7 is a timing diagram of various control signals associated with FIGS. 6A through 6F.

15 FIGS. 8A through 8C illustrate schematic cross-sections and potential well diagrams associated with the transfer of charge from the photo-gate to a charge storage gate according to an embodiment of the invention.

FIGS. 9A through 9F illustrate schematic cross-sections
 20 and potential well diagrams associated with reading out pixel signal and reset levels according to an embodiment of the invention.

FIG. 10 is timing diagram of various control signals associated with FIGS. 9A through 9F.

25 FIG. 11 illustrates an exemplary readout circuit associated with a column of pixels.

0550815-04300

DETAILED DESCRIPTION

FIG. 1 shows an exemplary imager 10 implemented as a CMOS active pixel sensor integrated circuit chip. The imager 10 includes an array 30 of active pixel sensors and a controller 32 that provides control signals to enable reading out of signals stored in the pixels. The array 30 can be read out a row at a time using a parallel-column readout architecture. The controller 32 selects a particular row of pixels in the array 30 by controlling the operation of a vertical addressing circuit 34 and row drivers 40. Signals stored in the selected row of pixels are read out to circuitry 42 for amplifying the pixel signals and for converting the analog signals to corresponding digital signals. Signals for selecting the digital signals corresponding to a particular column in the array are provided from the controller 32 through a horizontal addressing circuit 44.

As shown in FIGS. 2, 3A and 3B, an exemplary pixel 50 in the array 30 includes a photo-sensitive element, which in the illustrated embodiment has a photo-gate 52. The photo-gate 52 is controlled by a signal (PG). In a first mode, when PG is a high signal, charge (Qsig) that is generated as a result of light impinging on the photosensitive element can be accumulated in a photoactive region 60 below the photo-gate 52.

A first transfer gate 56 separates the photo-gate 52 from a second active region 84 below a second gate 80. The

first transfer gate 56 is controlled by a signal (TX), and the second gate 80 is controlled by a signal (PG2). In a second mode of operation, charge is transferred from the region 60 below the photo-gate 52 to the region 84 below the second gate 80. The region 84 below the second gate 80 serves as a transistor channel region.

The pixel includes a floating doped region 54 that serves as a sense node. A third transfer gate 82 can allow charge collected in the region 84 below the second gate 80 to be transferred to the sense node 54. A signal (TX_FD) applied to the third transfer gate 82 controls the state of that gate. The pixel also includes a fourth transfer gate 62 that serves as a shutter gate. A signal (TX_AB) applied to the fourth transfer gate 62 controls the state of that gate. The respective states of the second gate 80 and the third and fourth transfer gates 82, 62 determine whether charge collected beneath the second gate 80 remains in the region 84. In a third mode of operation, charge in the region 84 is transferred to a doped region 64 electrically coupled to a power supply voltage (Vaa_ab). The doped region 64 also can serve as an anti-blooming node. In a fourth mode of operation, charge in the region 84 is transferred to the sense node 54.

Signals from the sense node 54 are buffered by a source-follower switch M_1 and a pixel selection switch that can be implemented, for example, as a transistor M_{sel} . A signal (ROW_SEL) is applied to the gate of the pixel

selection switch M_{sel} to enable the pixel to be read out to the readout circuit 42 (FIG. 1). The output signal from a pixel in a particular row is read out via a conducting line 72 that is common to all pixels in a particular column.

5 The respective control signals can be applied electrically to each of the gates 56, 62, 74, 80 and 82.

 The pixel 50 includes a reset gate 74 controlled by a signal (RST). When the sense node 54 of the pixel 50 is reset, charge in the sense node is drained to a doped region 10 58 that is electrically coupled to the power supply voltage V_{aa} .

 The pixel 50 can include a metal shield (not shown) that covers the sense node 54. The shield also can cover active regions other than the photo-gate 52. For example, 15 the various gates 56, 62, 80, 82 should be shielded. The shield helps prevent stray light from being collected by the sense node 54.

 The integration period for all the pixels in the array can occur at substantially the same time to allow snap-shot 20 operation of the imager 10. The reset and pixel selection signals (RST, ROW_SEL) are common to the pixels in a particular row of the array 30. In other words, each row of pixels is provided with its own reset and row selection signals. As explained below, the various control signals 25 can be provided to the APS 30 to reduce or eliminate errors resulting from fixed pattern noise. The controller 32

controls the various control signals including PG, PG2, TX, TX_AB, TX_FD, RST and ROW_SEL.

The global pixel integration period, which can be common to all pixels in the array, includes the following operations: (a) preparation for pixel integration; (b) pixel integration; and (c) transfer of integrated charge from the photo-gate 52 to the sense node 54. Detailed operation of the photo-gate pixel 50 is now explained with reference to FIGS. 4A through 4F, FIGS. 6A through 6F, FIGS. 8A through 8C, and the timing diagrams of FIGS. 5 and 7.

Preparation for pixel integration commences by discarding unwanted charge that may have accumulated in the active region 60 under the photo-gate 52 during a shutter-closed period. The accumulated charge can be eliminated by transferring it to the power supply node 64. Initially, the second gate is placed in a predetermined state by fixing the charge in the region 84 at a predetermined level. To accomplish that, the active region 84 under the second gate 80 is flooded with charge (FIG. 4A) by raising the voltage signal (TX_AB) on the shutter gate 62 to the supply voltage level V_{aa} . In one implementation, V_{aa} is set to about 5 volts (V). At about the same time (t_1 in FIG. 5), the voltage V_{aa_ab} is lowered to a level that preferably is less than $V_{aa} - V_T$, where V_T is the threshold level of the shutter gate 62. The signal (TX) on the first transfer gate 56 and the signal (TX_FD) on the third transfer gate 82 are maintained at relatively low voltages (see t_1 in FIG. 5).

The various voltages then are restored to their original levels.

At a subsequent time (t_2 in FIG. 5), the voltage (PG2) on the second gate 80 is lowered to allow charge in the region 84 to be transferred to the node 64 (FIG. 4B). In particular, the voltage (PG2) on the second gate 80 should be lowered to a level less than the voltage (TX_AB) on the shutter gate 62. When the signal (PG2) on the second gate 80 is returned to its original level, an amount of charge $Q_{rem(TX_AB)}$ remains in the region 84 below the second gate (FIG. 4C), thus placing the second gate in a predetermined state.

At a subsequent time (t_3 in FIG. 5), the signal (PG) on the photo-gate is lowered to transfer the unwanted charge from the photo-gate 52 to the region 84 under the second gate 80 as shown in FIG. 4D. That charge represents charge that was integrated during the shutter-closed period. Further details relating to the transfer of charge from the photo-gate 52 to the region 84 under the second gate 80 are discussed below in connection with FIG. 8.

At a later time t_4 (FIG. 5), the unwanted charge previously transferred to the region 84 below the second gate 80 is transferred to the power supply node 64 (FIG. 4E). That can be accomplished by lowering the voltage signal (PG2) on the second gate 80 to a level between the signal (TX) on the first transfer gate 56 and the signal (TX_AB) on the shutter gate 62.

During the foregoing operations in preparation for pixel integration, the signal (TX_FD) on the third transfer gate 82 should be maintained at a relatively low level, such as zero volts, to prevent charge from leaking into the sense node 54. The signal (PG2) on the second gate 80 then is returned to its initial high level. An amount of charge $Q_{rem(TX_AB)}$ remains in the region 84 below the second gate 80 (FIG. 4F).

A shutter-open, or pixel integration, operation allows an optical signal to impinge on the photo-gate 52 so that charge is integrated in the region 60. As previously noted, all pixels in the array can integrate signal charge at the same time.

Once the signal charge has been integrated by the pixel's photo-gate 52, the signal charge is transferred to the floating sense node 54. As discussed below, the transfer of charge from the photo-gate 52 to the floating sense node 54 occurs in a manner similar to the transfer of charge from the photo-gate to the power supply node 64 discussed above.

The second gate 80 is placed in a predetermined state by fixing the charge in the region 84 at substantially the same predetermined level as before. In particular, at a time t_5 (FIG. 7), the region 84 under the second gate 80 is flooded with charge (FIG. 6A). That occurs in substantially the same manner as described above with respect to FIG. 4A.

The various voltages then are restored to their original levels.

At a subsequent time (t_6 in FIG. 7), the voltage (PG2) on the second gate 80 is lowered to allow charge in the region 84 to be transferred to the power supply node 64 (FIG. 6B). As before, the voltage (PG2) on the second gate 80 can be lowered to a level less than the voltage (TX_AB) on the shutter gate 62. When the signal (PG2) on the second gate 80 is returned to its original level, an amount of charge $Q_{rem(TX_AB)}$ remains in the region 84 below the second gate 80 (FIG. 6C), thus placing the second gate in the predetermined state.

At a later time (t_7 in FIG. 7), the signal (PG) on the photo-gate 52 is lowered to transfer the signal charge from the region 60 below the photo-gate to the region 84 below the second gate 80, as shown in FIG. 6D. In general, the same technique previously used to transfer unwanted charge from the region 60 below the photo-gate 52 to the region 84 (FIG. 4D) can be used to transfer the signal charge. Further details relating to the transfer of charge from the region 60 below the photo-gate 52 to the region 84 below the second gate 80 are discussed below in connection with FIG. 8.

At a later time (t_8 in FIG. 7), the signal charge previously transferred to the region 84 is transferred to the floating sense node 54 (FIG. 6E). That can be accomplished by lowering the voltage signal (PG2) on the

second gate 80 to a level between the signal (TX_AB) on the shutter gate 62 and the signal (TX_FD) on the third transfer gate 82. To force the signal charge to the floating sense node 54, the voltage (TX_AB) on the shutter gate 62 can be lowered to ground, and the voltage (TX_FD) on the third transfer gate 82 can be raised to a level that is slightly higher than the original value of the signal (TX_AB).

The signal (PG2) on the second gate 80 then is returned to its initial high level. An amount of charge $Q_{rem(TX_FD)}$ remains in the region 84 below the second gate 80 (FIG. 6F). Assuming a signal charge Q_{sig} , the charge transferred to the floating sense node 54 will be approximately equal to $Q_{sig} + (Q_{rem(TX_AB)} - Q_{rem(TX_FD)})$. The component $(Q_{rem(TX_AB)} - Q_{rem(TX_FD)})$ represents the error charge (Q_{err}). To ensure that the error charge (Q_{err}) has a positive value, the upper value of the signal (TX_FD) on the third transfer gate 82 should be slightly greater than the corresponding value of the signal (TX_AB) on the shutter gate 62. Additionally, the signal (RST) on the reset gate 74 should be held at a voltage slightly higher than the signal (TX_FD) on the second transfer gate 82 to prevent charge from overflowing from the floating sense node 54.

As described above, unwanted charge is transferred from the photo-gate 52 through the region 84 below the second gate 80 to the power supply node 64 (see FIGS. 4D and 4E). Similarly, signal charge is transferred from the photo-gate 52 through the region 84 to the sense node 54 (see FIGS. 6D

and 6E). FIGS. 8A through 8C illustrate further details of how charge can be transferred from the photo-gate 52 to the region 84 below the second gate 80.

As shown in FIG. 8A, as charge is integrated in the region 60 beneath the photo-gate 52, any excess charge flows over the first transfer gate 56 to the region 84. If the region 84 becomes saturated, the charge will flow to the anti-blooming node 64. Overflow charge can be prevented from flowing to the floating sense node 54 (FIG. 3B) by maintaining the signal (TX_AB) on the shutter gate 62 at a higher voltage than the signal (TX_FD) on the third transfer gate 82.

As illustrated in FIG. 8B, accumulated charge can be transferred from the photo-gate 52 to the region 84 below the second gate 80 by lowering the voltage signal (PG) on the photo-gate while keeping the signal (PG2) at a high level. When the signal (PG) on the photo-gate 52 subsequently is returned to its high level, a charge $Q_{rem(TX)}$ remains in the region 60 below the first photo-gate (FIG. 8C). In general, substantially the same amount of charge $Q_{rem(TX)}$ remains in the region 60 each time charge is transferred from the photo-gate 52 to the region 84 below the second gate 80. Passing the charge from the photo-gate 52 through the second gate 80 ensures that the amount of charge transferred from the photo-gate to the second gate following the pixel integration period (in other words, at

time t_7 and as shown in FIG. 6D) will be substantially equal to the signal charge Q_{sig} .

Once the charge in the region 84 below the second gate 80 has been transferred to the floating sense node 54 (see FIGS. 6E and 6F), the pixels are read out row-by-row. In other words, although pixel integration and the transfer of signal charge to the pixel sense node can be performed for all pixels in the array at the same time, the pixels are read out row-by-row. Thus, each column of pixels can have separate circuitry for reading out the pixel signal and reset values.

The signal level stored by each floating sense node 54 in a pixel 50 in a particular row is read onto a respective column readout line 72 through the source-follower M1 by enabling the corresponding row select switch M_{SEL} (FIG. 3B). The voltage level of the pixel signal can be written as:

$$V_{reset} - [Q_{sig} + (Q_{rem}(TX_{AB}) - Q_{rem}(TX_{FD}))]/C_{fd},$$

where V_{reset} is the reset voltage level on the gate 74, and C_{fd} is the capacitance of the floating sense node 54. The pixel signal level can be read out to the column line 72 and then sampled, for example, using a first sample and hold circuit 90 (FIG. 11). The sample and hold circuit 90 allows the pixel signal level on the column line 72 to be sampled and stored when a signal SHS goes high (see t_9 in FIG. 10). The signal SHS controls the state of a switch 92, which is closed when SHS goes high. The signal SHS can be common to each first sample and hold circuit.

At a subsequent time (t_{10} in FIG. 10) - after sampling the pixel signal levels - the floating sense node 54 of each pixel in the particular row is reset to the voltage level that was present prior to the charge transfer from the
5 region 84 below the second gate 80 (FIG. 9A).

The second gate 80 then is returned to a predetermined state. At time t_{11} , the region 84 is flooded with charge (FIG. 9B). The various voltages then are restored to their original levels. At a subsequent time (t_{12} in FIG. 10), the
10 voltage (PG2) on the second gate 80 is lowered to allow charge in the region 84 to be transferred to the node 64 (FIG. 9C). When the signal (PG2) on the second gate 80 is returned to its original level, an amount of charge $Q_{rem(TX_AB)}$ remains in the region 84 below the second gate 80 (FIG. 9D),
15 thus placing the second gate 80 in the predetermined state.

Next, at a time t_{13} , the charge in the region 84 is transferred to the floating sense node 54 (FIG. 9E). As previously discussed, that can be accomplished by lowering the voltage signal (PG2) on the second gate 80 to a level
20 between the signal (TX_AB) on the shutter gate 62 and the signal (TX_FD) on the third transfer gate 82.

The foregoing operations to transfer the pixel reset level to the sense node 54 are substantially similar to the operations previously performed to transfer the pixel signal
25 level to the sense node, except that, with respect to the pixel reset level, charge is not transferred from the photo-gate 52 to the region 84 below the second gate 80.

The charge transferred at time t13 to the sense node 54 is approximately $Q_{\text{rem(TX_AB)}} - Q_{\text{rem(TX_FD)}}$, in other words, it is substantially equal to the error charge (Q_{err}). Thus, the voltage of the pixel reset level can be written as:

$$V_{\text{reset}} = [(Q_{\text{rem(TX_AB)}} - Q_{\text{rem(TX_FD)}})]/C_{\text{fd}}.$$

The pixel reset level can be read out to the column line 72 and then sampled, for example, using a second sample and hold circuit 94 (FIG. 11). The sample and hold circuit 94 allows the pixel reset level on the column line 72 to be sampled and stored when a signal SHR goes high (see t14 in FIG. 10). A switch 96 is closed when SHR goes high. The signal SHR can be common to each of the second sample and hold circuits. The circuit shown in FIG. 11 is exemplary only, and other circuits can be used to sample the pixel signal and reset levels.

Processing circuitry (not shown) then can be used to obtain a differential signal based on the sampled pixel signal and reset levels. The resulting differential signal is substantially proportional to Q_{sig} with the error component Q_{err} eliminated.

At time t15 (FIG. 10), the sense node 54 in each pixel in the particular row can be reset once again (FIG. 9F) in preparation for the next frame transfer.

The foregoing pixel readout operations can be performed for each row of pixels in the array before performing the next frame transfer.

Other implementations are within the scope of the
claims.

5

10

15

20

25